Virtual Overlay Metrology for Fault Detection with Machine Learning
Emil Schmitt-Weaver, ASML
To build up the structures that make up a microchip, some as small as 5nm, a silicon wafer moves though a lithography apparatus multiple times. This puts increased emphasis on reducing the influence known contributors have toward the on-product overlay budget. Using MATLAB® and Simulink®, ASML applied a machine learning technique known as function approximation to gain insight to how known contributors, such as those collected with scanner metrology, influence the on-product overlay budget. The result is a sufficiently trained function that can approximate overlay for all wafers exposed with the lithography system.
Recorded: 28 Jun 2016
Related Products
Learn More
Featured Product
MATLAB
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)