addAXI4StreamVideoInterface

R2026b

Class: hdlcoder.ReferenceDesign
Namespace: hdlcoder

Add AXI4-Stream Video interface

Syntax

addAXI4StreamVideoInterface(MasterChannelConnection=Master_Channel_Port,SlaveChannelConnection=Slave_Channel_Port)
addAXI4StreamVideoInterface(MasterChannelConnection=Master_Channel_Port,SlaveChannelConnection=Slave_Channel_Port,Name=Value)


Description

addAXI4StreamVideoInterface(MasterChannelConnection=Master_Channel_Port,SlaveChannelConnection=Slave_Channel_Port) adds an AXI4-Stream Video interface to an hdlcoder.ReferenceDesign object.

addAXI4StreamVideoInterface(MasterChannelConnection=Master_Channel_Port,SlaveChannelConnection=Slave_Channel_Port,Name=Value) adds and defines an AXI4-Stream Video interface, with additional options specified by one or more name-value arguments.

Input Arguments

Master_Channel_Port — Reference design port connected to IP core AXI4-Stream Video master interface

character vector

Reference design port connected to the IP core AXI4-Stream Video master interface, specified as a character vector. This port should be an AXI4-Stream Video slave interface. If master_channel_enable is true, you must specify master_channel_port.

Example: 'RGBtoYCbCr_0/AXI4_Stream_Video_Slave'

Slave_Channel_Port — Reference design port connected to IP core AXI4-Stream Video slave interface

character vector

Reference design port connected to the IP core AXI4-Stream Video slave interface, specified as a character vector. This port should be an AXI4-Stream Video master interface. If slave_channel_number is true, you must specify slave_channel_port.

Example: 'YCbCrtoRGB_0/AXI4_Stream_Video_Master'

Tip

To add more than one AXI4-Stream Video interface to your reference design, call the addAXI4StreamVideoInterface method multiple times depending on the number of interfaces you want to add. For each additional interface, specify a unique InterfaceID.

Name-Value Arguments

Specify optional pairs of arguments as Name1=Value1,...,NameN=ValueN, where Name is the argument name and Value is the corresponding value. Name-value arguments must appear after other arguments, but the order of the pairs does not matter.

InterfaceID — AXI4-Stream Video interface name

"AXI4-Stream Video" (default) | character vector

Name of the AXI4-Stream Video interface that you add to the reference design, specified as a character vector. To create multiple AXI4-Stream Video interfaces, make sure that you use unique names for each interface.

Example: "AXI4-Stream Video1","AXI4-Stream Video2"

MasterChannelEnable — Master channel enable signal

true (default) | false

Master channel enable signal, specified as either true or false. By default, MasterChannelEnable is true, and you must specify master_channel_port. To use a reference design that has only a Slave channel, set MasterChannelEnable to false and do not specify the master_channel_port.

Example: false

SlaveChannelEnable — Slave channel enable

true (default) | false

Slave channel enable signal, specified as either true or false. By default, SlaveChannelEnable is true, and you must specify slave_channel_port. To use a reference design that has only a Master channel, set SlaveChannelEnable to false and do not specify the slave_channel_port.

Example: false

MasterChannelDataWidth — Master channel data width

32 (default) | positive integer

Reference design master channel TDATA bit width, specified as a positive integer. By default, the master_channel_data_width is 32 bits.

Example: 32

SlaveChannelDataWidth — Slave channel data width

32 (default) | positive integer

Reference design slave channel TDATA bit width, specified as a positive integer. By default, slave_channel_data_width is 32 bits.

Example: 32

DesignFragment — Design fragment files to source into generated Vivado project

{} (default) | cell array

Design fragment files to source into the generated Vivado^® project, specified as a cell array. Use this argument to add hardware components that are required only when the AXI4-Stream Video interface is mapped, such as video processing IP, DMA infrastructure, or related interconnect logic.

Specify file names relative to the reference design plugin folder, as absolute paths, or relative to folders added by using addIncludeFolder. If the file is located in an added folder, you can specify only the file name.

This argument supports only Xilinx^® Vivado reference designs. The design fragment files must use the .tcl extension. The generated project sources the specified files after the base custom block design TCL file and includes them only when the AXI4-Stream Video interface is mapped.

Example: DesignFragment={"shared\axi_stream_dma.tcl"} specifies a file name relative to the reference design plugin folder.

Example: DesignFragment={"C:\work\tcl\axi_stream_dma.tcl"} specifies an absolute file path.

Example: DesignFragment={"axi_stream_dma.tcl"} specifies a file in a folder added by using addIncludeFolder.

DeviceTreeFragment — Device tree fragment files to append to generated Linux device tree

{} (default) | cell array

Device tree fragment files to append to the generated Linux^® device tree, specified as a cell array. Use this argument to describe hardware resources associated with the AXI4-Stream Video interface, such as DMA channels, frame buffers, or video peripherals.

Specify file names relative to the reference design plugin folder, as absolute paths, or relative to folders added by using addIncludeFolder. If the file is located in an added folder, you can specify only the file name.

This argument supports only Xilinx Vivado reference designs. The device tree fragment files must use the .dts or .dtsi extension. The generated device tree appends the specified files and includes them only when the AXI4-Stream Video interface is mapped.

Example: DeviceTreeFragment={"shared\devicetree_axistream.dtsi"} specifies a file name relative to the reference design plugin folder.

Example: DeviceTreeFragment={"C:\work\devicetrees\devicetree_axistream.dtsi"} specifies an absolute file path.

Example: DeviceTreeFragment={"devicetree_axistream.dtsi"} specifies a file in a folder added by using addIncludeFolder.

ConstraintFragment — Constraint files to add to generated project

{} (default) | cell array

Constraint files to add to the generated project, specified as a cell array. Use this argument to specify constraints associated with hardware introduced by the AXI4-Stream Video interface, such as pin assignments, I/O standards, clock constraints, or timing exceptions.

Specify file names relative to the reference design plugin folder, as absolute paths, or relative to folders added by using addIncludeFolder. If the file is located in an added folder, you can specify only the file name.

This argument supports only Xilinx Vivado reference designs. The constraint files must use the .xdc extension. The generated project adds the specified files to the project constraint set and includes them only when the AXI4-Stream Video interface is mapped.

Example: ConstraintFragment={"shared\led_peripheral.xdc"} specifies a file name relative to the reference design plugin folder.

Example: ConstraintFragment={"C:\work\constraints\led_peripheral.xdc"} specifies an absolute file path.

Example: ConstraintFragment={"led_peripheral.xdc"} specifies a file in a folder added by using addIncludeFolder.

Version History

Introduced in R2020a