Interconnect data width (bits)

Data width of master datapath to interconnect controller in bits

Model Configuration Pane: Target hardware resources / FPGA design (mem channels)

Description

Data width of master datapath to interconnect controller in bits.

Settings

64

Default: 64

Programmatic Use

Parameter:

Type:

Values: 64

Default: 64

Version History

Introduced in R2019a