Documentation

This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Custom IP Core Generation

Generate HDL IP core from your DUT for deployment to the default system reference design or custom reference design registered with the board

HDL Coder™ can generate a custom HDL IP core that you can deploy to the Intel® SoC devices. You can integrate the generated IP core into the default system reference design or into your own custom reference design that you register for the board.

Topics

Generate an IP Core for Intel SoC Platform from Simulink

To generate a custom IP core to target the Altera® Cyclone V SoC development kit or Arrow SoCKit development board:To learn more about custom IP core generation, see Custom IP Core Generation (HDL Coder).

Generate an IP Core for Intel SoC Platform from MATLAB

To generate a custom IP core to target the Altera Cyclone V SoC development kit or Arrow SoCKit development board:To learn more about custom IP core generation, see Custom IP Core Generation (HDL Coder).

Custom IP Core Generation (HDL Coder)

Using the HDL Workflow Advisor, you can generate a custom IP core from a model or algorithm.

Custom IP Core Report (HDL Coder)

You generate an HTML custom IP core report by default when you generate a custom IP core.

Featured Examples