HDL Coder Black box Multiple clock domain
3 views (last 30 days)
Show older comments
We are trying to encapsulate legacy code that essentially acts as a CDC FIFO. Is there a clever way to do this?
Attached is a summation of what I've tried. Tried entering multiple clock / reset names in HDL properties, but the generated code did not cooperate.
0 Comments
Answers (1)
Naveen Sahukari
on 10 May 2022
Hi Darryl,
Pease go through the following demo example as Asynchronous FIFO design with multiple clock domain crossing. In this model clock domain crossing is implemented using Doc block with BlackBox by inserting necessary Verilog/VHDL code.
matlab/toolbox/hdlcoder/hdlcoderdemos/hdlcoder_asynchronous_fifo.slx
matlab/toolbox/hdlcoder/hdlcoderdemos/hdlcoder_async_fifo.m
Regards
Naveen
0 Comments
See Also
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!