I tryed to write an Matlab function and convert it into verilog. I get the following error just like the image below. The error appear wherever their are variables, I don't know way! Please how to overcome this error ?? I appreciate your advice !

Question

ching linnkee on 9 May 2016

0
Link

Direct link to this question

https://au.mathworks.com/matlabcentral/answers/283302-i-tryed-to-write-an-matlab-function-and-convert-it-into-verilog-i-get-the-following-error-just-like

Answered: sawan singh on 23 May 2016

0 Comments
Show -2 older commentsHide -2 older comments

Sign in to comment.

Sign in to answer this question.

Answer 1

Tim McBrayer on 9 May 2016

0
Link

Direct link to this answer

https://au.mathworks.com/matlabcentral/answers/283302-i-tryed-to-write-an-matlab-function-and-convert-it-into-verilog-i-get-the-following-error-just-like#answer_221443

HDL Coder requires every variable to be unambiguously typed. Your issues all can be traced back to the function fcm being unsupported and/or undefined. This leaves center and member untyped. The rest just cascade from there.

You should also take a look at the Supported Function list for HDL Coder. You are using multiple functions that aren't supported for HDL code generation, such as greythresh and im2bw. See this MATLAB Answer for more information.