How to build a model that is efficient for HDL conversion?

1 view (last 30 days)
Hossein JavidHosseini
Hossein JavidHosseini on 8 Aug 2018
Answered: Kiran Kintali on 20 Dec 2021
Hi, I want to build a DVB-S2 modulator model using Simulink and then implement it on an FPGA. What tips should I have in mind before starting model building?

Answers (1)

Kiran Kintali
Kiran Kintali on 20 Dec 2021
This example shows how to implement DVB-S2 time, frequency, and phase synchronization and PL header recovery using Simulink® blocks that are optimized for HDL code generation and hardware implementation.


Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!