Community Profile

photo

Steven Zeng


Last seen: 3 months ago Active since 2022

Statistics

  • Thankful Level 1

View badges

Content Feed

View by

Question


HDL code generation of delay block and problem in regard to the use of verilog ce_out
I'm building a PI contorller with HDL Coder, the model base rate is 80MHz, all blocks are defined with a sample rate of 16KHz. ...

5 months ago | 1 answer | 0

1

answer