Answered
How to implement a digital control transfer function on an FPGA using HDL coder?
Have you considered realizemdl function to generate a Simulink and using HDL Coder to generate code from the Simulink model? ...

7 months ago | 0

Answered
whether regressionenseblepredict block can be used in hdl coder?
In general the code you posted cannot be directly be used to generate HDL. You need to break the code into design.m (DUT) an...

7 months ago | 0

Answered
Integrating HDL QPSK Transmitter and Receiver into Xilinx Vivado
HDL QPSK Transmitter and Receiver https://www.mathworks.com/help/comm/ug/hdlqpsktransmitterreceiver.html This example shows ...

7 months ago | 0

Answered
Does MathWorks support the VC707 with HDL Coder & HDL Verifier? If yes, starting at what version of your tools and ending with what version?
HDL Coder supports several evaluation boards out of the box. Virtex-7 VC707 development board is supported out of the box. http...

7 months ago | 1

| accepted

Answered
Training data from a read of the input datastore contains invalid bounding boxes
This example is about yolov2 but may have some useful training and deployment tips. https://www.mathworks.com/help/deep-learn...

7 months ago | 0

| accepted

Answered
Unable to update models in OFDMTxVerification.m
I am unable to reproduce the issue. Attaching the generated HDL code. >> license inuse matlab >> runOFDMTransmitterMode...

7 months ago | 0

Answered
Unable to update models in OFDMTxVerification.m
>> can give any suggestions or references for beginners to use Simulink for HDL synthesis? https://www.mathworks.com/matlabce...

7 months ago | 0

Answered
How to add TCL script to HDL Coder IP Core generation
In the HDL Workflow Advisor for Generic ASIC/FPGA workflow, in the FPGA Synthesis and Analysis > Create Project task, in the Add...

7 months ago | 0

Answered
The obtained FPGA (Hardware-in-the-loop) output waveform is inconsistent with Simulink simulation results.
Using Simulink / Simscape for modeling and targeting a State space model to FPGA hardware is well established HDL Coder workflow...

7 months ago | 0

| accepted

Answered
HDL Coder to / downto order
The control is now available starting R2023b release for boolean arrays. https://www.mathworks.com/help/releases/R2023b/hdlc...

8 months ago | 0

Answered
Can I control the HDL to/downto designation used for arrays during HDL generation?
The control is available starting R2023b release for boolean arrays. https://www.mathworks.com/help/releases/R2023b/hdlcoder...

8 months ago | 0

| accepted

Answered
HDL-Coder: Vivado gives errors creating bitstream due to disconnected URAM cascade inputs
>> Using Simulink/HDL Coder, I've created a system that works "just great" Glad to hear it. The error you describe in the mess...

8 months ago | 0

Answered
why matlab throws an error while doing "build model" in soc builder? the error "version 2022.2 of tool xilinx vivado is not supported in hdl workflow advisor. How to fix it?
Each release HDL Coder is tested with specific versions of EDA tools. R2023a release is officially tested with the following v...

8 months ago | 0

Answered
Represent std_logic_vector in Simulink
HDL Coder supports fixed point data types with integer lengths ranging from 1 to 128 bits. During the HDL code generation proce...

8 months ago | 0

| accepted

Answered
matlab function example or suggestion, so that it will generate hdl code in verilog using non blocking assignments
This link has several examples that generate HDL from MATLAB designs. https://www.mathworks.com/matlabcentral/fileexchange/5009...

8 months ago | 0

| accepted

Answered
give error in converting the simulation into hdl code
This link provides design patterns of MATLAB Code and Simulink models that let you generate HDL Code. https://www.mathworks.c...

8 months ago | 0

Answered
HDL Coder can not generate the code
This error is unexpected from HDL Coder that happens when the DUT / referenced model has zero input and output ports. Such subsy...

8 months ago | 0

| accepted

Answered
how to generate hdl code for the cyclic prefix removal part of NPARCH fromats using the hdl simulink block set
You need to partition your code into design and testbench files and use MATLAB HDL Coder workflow Try this command to see an ex...

8 months ago | 0

| accepted

Answered
Comparison 4 numbers without using if action in simulink
https://www.mathworks.com/help/dsp/ref/maximum.html In case you are using Simulink and have access to DSP System Toolbox, max b...

8 months ago | 1

Answered
How to solve this error?
This is an internal and not user facing error. Please reach out to tech support to report the issue and potential workaround.

8 months ago | 1

Answered
hdl generated ip stuck at synthesis part in vivado
Consider using resource report to make sure you are at a high level within the limits of the FPGA resources. sfir_fixed makehd...

8 months ago | 0

| accepted

Answered
How to initialize DDR External memory, such as InstructionData and WeightData unused dlhdl.Workflow deploy() function
https://www.mathworks.com/help/releases/R2023a/deep-learning-hdl/ug/deploy-simple-adder-network-by-using-MATLAB-deployment-uti...

8 months ago | 0

Answered
Simscape HDL Workflow Simulation Stop Time
Can you share the model if you can that causes the error or reach out to technical support for futher assistance? Thanks

8 months ago | 0

Answered
I'm trying to implement a method used by Mr. Jeff Miller in a Matlab training session entitled "Fixed Point Made Easy," and had a question regarding his use of look-up tables
Can you share the training material and models you are referring to? Looking at the picture you attached the two LUTs are not t...

9 months ago | 0

| accepted

Answered
Offset binary in Simulink HDL
a = fi(-pi, 1, 6, 0); msb = getmsb(a); c = bitcmp(msb); You can write a MATLAB function block with getmsb and bitcmp functi...

9 months ago | 0

Answered
I have generated HDL IP in matlab but not able to synthesize the IP In Vivado
https://www.mathworks.com/help/hdlcoder/examples.html?category=hdl-code-generation-from-matlab You can check demo examples ...

9 months ago | 1

| accepted

Answered
CONVOLUTION process with the HDL simulink blocks, does not giving the similar output for the MATLAB script output (highvariations between the simulink and script output))
Caused by: Error using slhdlcoder.SimulinkConnection/initModel Error evaluating parameter 'X' in 'subsystem_simlunik_c...

9 months ago | 0

| accepted

Answered
Unable to map lookup tables to RAM in HDL coder
Can you share a sample model with your configuration settings and desired synthesis results? All floating point operator level ...

9 months ago | 0

Answered
Kalman filter for FPGA in HDL Coder?
You need to break the MATLAB code into design and testbench and use MATLAB to HDL code advisor. See the sample example below. ...

9 months ago | 0

| accepted

Answered
Unable to find an installed compiler.
If mex -setup points to a valid compiler; floating point to fixed point conversion should proceed without any errors. if this i...

9 months ago | 0