Efficient QR Decomposition on FPGA
Overview
This session explains how to take a complex algorithm like the QR factorization/decomposition and implement it in an efficient fixed point implementation. This presentation will cover the fixed-point analysis and conversion process and show you how you can then generate efficient HDL or C code depending on your target hardware.
Recorded: 8 Nov 2017