Simulator flags
Simulator flags to apply to generated compilation scripts
Model Configuration Pane: EDA Tool Scripts
Description
Specify simulator flags to apply to generated compilation scripts.
Settings
'' (default)Default: '' (no simulator flags)
Specify simulator flags to apply to generated compilation scripts as a character vector. The simulator flags are specific to your application and the simulator you are using. For example, if you must use the 1076–1993 VHDL® compiler, specify the flag -93.
The flags you specify with this option are added to the compilation command in generated compilation scripts. The simulation command is specified by the HDLCompileVHDLCmd or HDLCompileVerilogCmd properties.
Tips
To set this property, use the functions hdlset_param or makehdl. To view the property value, use
the function hdlget_param.
Recommended Settings
No recommended settings.
Programmatic Use
Property: SimulatorFlags |
| Type: character vector |
Default: '' |
Version History
Introduced in R2012a
You can also select a web site from the following list:
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)