This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

FPGA-in-the-Loop Simulation Workflows

You must have HDL code to perform FIL simulation. There are two FIL workflows:

  • You have existing HDL code (FIL wizard).

    Note

    The FIL wizard uses any synthesizable HDL code including code automatically generated from Simulink® models by HDL Coder™ software

  • You have MATLAB® code or a Simulink model and an HDL Coder license (HDL workflow advisor).

    Note

    When you use FIL in the Workflow Advisor, HDL Coder uses the loaded design to create the HDL code.

For either workflow, the first three steps are the same:

For the next step, click the link for the workflow you are going to follow:

Note

To use the HDL Coder HDL workflow advisor for Simulink to generate a FIL interface, you must have an HDL Coder license.