Corner detection is a popular image processing feature extraction technique. Implementing such an algorithm on FPGA or ASIC hardware presents many challenges such as converting the algorithm to operate on a line-by-line stream of pixels, managing the physical memory required to store the amount of pixels necessary to apply corner detection, and even converting full-frame images and video to a stream of pixels going into the hardware. Use Vision HDL Toolbox™ to easily create a hardware-ready streaming architecture for this corner detection design.
You can also select a web site from the following list:
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.