Asynchronous FIFO Design and Buffer Modeling
Model the functional behavior of an asynchronous FIFO buffer used for data transfer between two processors to determine buffer size requirements before hardware implementation.
You can also select a web site from the following list:
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.