How to Prototype FPGAs for Motor Control
From the series: Deploying Motor Control Algorithms to an FPGA
Learn how to implement FPGAs for Motor Control using a Simulink® model of FOC algorithms on the Xilinx® Zynq® UltraScale+ module from the Trenz Electronic motor development kit.
Using HDL Workflow advisor, learn how to automatically generate:
- HDL IP core and AXI hardware interface components from your Simulink model or subsystem.
- FPGA bitstreams, essential for deploying your design on the Zynq SoC's hardware logic.
- Software interface executables for operation on the ARM processor of the Zynq SoC.
Published: 11 Aug 2021
Related Products
Learn More
Featured Product
HDL Coder
Related Videos:
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)