FPGA, ASIC, and SoC Development with MATLAB and Simulink
Watch an overview of ways your projects can benefit by connecting MATLAB® and Simulink® to FPGA, ASIC, and SoC development. Learn about the variety of ways that customers can improve their productivity or even target FPGA hardware for the first time.
Highlights include:
- Challenges of FPGA, SoC, and ASIC design verification
- Importance of collaboration between algorithm developers and hardware design and verification teams
- Exploration of hardware and SoC architectures and how to automatically generate HDL code
- Algorithm-level hardware design IP for wireless, vision, radar, and AI applications
- Techniques to reuse MATLAB and Simulink to speed up RTL verification
Published: 13 Jul 2022
Related Products
Learn More
Featured Product
HDL Coder
Up Next:
Related Videos:
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)