HDL Workflow Advisor and Xilinx System Generator
Show older comments
Hi everyone,
I am working on generating an IP Core Generation using HDL coder for some blocks designed in System Generator, but I have an error when I use HDL Workflow Advisor.
The message shows in stage 2.3 Check Block Compatibility:

Thanks in advance for your help.
BR,
Romel
Answers (1)
Tim McBrayer
on 14 Jun 2016
0 votes
This sounds like an issue to take up with customer support.
Categories
Find more on AMD FPGA and SoC Devices in Help Center and File Exchange
Products
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!