This question is closed. Reopen it to edit or answer.
FPGA in loop : verification
1 view (last 30 days)
I have some part of my project in VHDL files (quartus) and some part in Matlab hdl coder tool. At this instance I generate code from Matlab and integrate into Quartus project. I would like to know in this situation can I use FPGA in loop verification and how ?
The module in quartus project generates a output which goes into the Matlab generate code and then the output of matalb generated coded again pass the values to the another module in the quartus project as shown in below figure.
I look forward to a reply. Thank you