Statistics
RANK
271,390
of 298,204
REPUTATION
0
CONTRIBUTIONS
2 Questions
1 Answer
ANSWER ACCEPTANCE
0.0%
VOTES RECEIVED
0
RANK
of 20,548
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 160,571
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Simulink: Dragging blocks directly into connections
Dear all, in the current Simulink model I am working on, I quite often have to add registers into existing connections (1st pic...
4 years ago | 5 answers | 0
5
answersIP Core generation for Generic Xilinx Platform without any AXI interface
Okay, a colleague was able to help me out. I selected the Zedboard as a target in task 1.1 of the workflow advisor and this auto...
4 years ago | 0
Question
timing loops found by synthesis tool when using sqrt function block in hdl coder
Hello, I have designed a control system in Simulink and now I am trying to port the algorithm to a FPGA by using the HDL Code...
7 years ago | 1 answer | 0
