Community Profile

photo

Jean-Serge Cardinal


Last seen: 12 days ago |  Active since 2021

Followers: 0   Following: 0

Statistics

  • First Answer
  • Revival Level 1

View badges

Feeds

View by

Question


Memory not Initialized in Simulink HDL causing problems in FPGA simulation.
The FPGA simulation, like modelsim, does not like reading from not initialized memory, it creates undefined signals. But I canno...

1 year ago | 1 answer | 0

1

answer

Question


Is it possible to have tags=signal name in Simulink?
The Goto and From blocks in Simulink are not using the signal names, they have there own "tag" name, which is anoying. Is there ...

1 year ago | 1 answer | 0

1

answer

Answered
'CEF Helper' ate all my RAM and abused my GPU - what is it doing?
I fix this problem by upgrading from Kubuntu from 18 to 21.

2 years ago | 0

Question


In HDL Simulink, How to convert from integer to boolean array.
I can do it with a bunch of "Extract Bits" block, one for every bit. Is there a better way with HDL blocks?

2 years ago | 1 answer | 0

1

answer

Answered
'CEF Helper' ate all my RAM and abused my GPU - what is it doing?
I also have a problem with cef_helper on version 2021b. The computer hangs a few seconds once a while, and I can hear the fan sp...

2 years ago | 1

Question


cef_helper with Simulink 2021b in Linux
With Simulink 2021b, my computer hangs for a few seconds once every about 30seconds. In the processes, I notice that cef_helper ...

2 years ago | 1 answer | 0

1

answer