photo

Peter


Last seen: 3 months ago Active since 2016

Followers: 0   Following: 0

Message

FPGA developer

Statistics

MATLAB Answers

2 Questions
0 Answers

RANK
61,519
of 300,765

REPUTATION
0

CONTRIBUTIONS
2 Questions
0 Answers

ANSWER ACCEPTANCE
0.0%

VOTES RECEIVED
0

RANK
 of 21,084

REPUTATION
N/A

AVERAGE RATING
0.00

CONTRIBUTIONS
0 Files

DOWNLOADS
0

ALL TIME DOWNLOADS
0

RANK

of 170,941

CONTRIBUTIONS
0 Problems
0 Solutions

SCORE
0

NUMBER OF BADGES
0

CONTRIBUTIONS
0 Posts

CONTRIBUTIONS
0 Public Channels

AVERAGE RATING

CONTRIBUTIONS
0 Discussions

AVERAGE NO. OF LIKES

  • Scavenger Finisher

View badges

Feeds

View by

Question


Xilinx System Generator asymmetric FIFO
Hello! Give me a way how to make asymmetric FIFO (defferent input and output data width) in Xilinx System Generator? Thank you...

9 years ago | 0 answers | 0

0

answers

Question


KC705 and FMCOMMS1 RevB/C + SDR Simulink(Matlab)
Hello, Please point me to any reference design for SDR Simulink on KC705 + FMCOMM1. I found description for ZC706 + FMCOMMS1 R...

10 years ago | 0 answers | 0

0

answers