photo

Roger


Schneider Electric Industries SAS

Active since 2014

Followers: 0   Following: 0

Message

Statistics

  • First Review
  • Thankful Level 3
  • Revival Level 1
  • First Answer

View badges

Feeds

View by

Question


PIL simulation with emulator provided by Code Composer Studio
We know that we can run processor in the loop simulation with a supported TI processor. Provided that TI offer an emulator insid...

10 years ago | 0 answers | 0

0

answers

Answered
Matlab Proxy Settings Problem
Hello, I have the same issue! I'm using Matlab R2013b. My proxy setting is correct, but I get the 'Failed' message as well. ...

10 years ago | 0

Question


C2000 periperal lib for PIL approach with Embedded Coder
Hello, I recently want to do PIL verification on my project with Texas Instruments' F28335 DSC. From some articles of Mathwor...

10 years ago | 0 answers | 0

0

answers

Question


PIL example doesn't work
Hi, I followed Mathworks document: http://www.mathworks.fr/fr/help/ecoder/ug/pil-simulation-for-ide-and-toolchain-targets.ht...

10 years ago | 0 answers | 0

0

answers

Question


Which experimenter kit should I choose for using PIL verification with Embedded coder
Hello, I read Mathworks' document for using PIL verification with Embedded Coder: http://www.mathworks.fr/fr/help/ecoder/u...

10 years ago | 1 answer | 0

1

answer

Question


Block comptibility check failed
Hello, I'm now using HDL coder to generate VHDL code from my model named simple_timer_model. And then program it to the target ...

10 years ago | 1 answer | 0

1

answer

Question


unable to load valid reference design plugin
Hello, I'm now using HDL coder to do implementation for my Zedboard. But when I usd the HDL workflow advisor, I got an error ...

10 years ago | 1 answer | 0

1

answer

Question


Block to assign initial value for internal signal compatible with HDL coder?
Hello, I,m using HDL coder. In my design there is a subtract block in a loop, which do -1 each clock cycle, but without an in...

10 years ago | 1 answer | 0

1

answer

Question


generate simulink model from VHDL code?
Hi, I want to know if HDL coder is capable of generating simulink model from a given VHDL code? in order to intergret exist s...

10 years ago | 1 answer | 0

1

answer

Question


SystemC code generation from the HDL Verifier
Hello, I bought HDL Verifier's license because I saw the description of the key features of HDL Verifier .It said that we can...

10 years ago | 2 answers | 0

2

answers