FIR Decimation timestack sample

3 views (last 30 days)
wen
wen on 5 Feb 2025
anyone know if the FIR Decimation block thats compatible with HDL coder can run timestacked samples? meaning something like this. so when all channel combine it can generate waveform thats higher than FPGA clock
t0 t1
x(0) x(3)
x(1) x(4) goes to filter in parallel ----> filter
x(2) x(5)

Sign in to answer this question.

Answers (0)

Categories

Find more on Filter Analysis in Help Center and File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!