Simulink models to Verilog HDL coder

4 views (last 30 days)
Shahvaiz Pasha
Shahvaiz Pasha on 16 Jan 2012
Answered: Kiran Kintali on 6 Mar 2023
i am trying to convert EVD model to verilog code but it doesnt take matrices as input, plz guide.
  1 Comment
Walter Roberson
Walter Roberson on 16 Jan 2012
Is the problem with all matrices, or is it just requiring that the size of the matrix be fixed ?

Sign in to comment.

Answers (1)

Kiran Kintali
Kiran Kintali on 6 Mar 2023

Categories

Find more on Code Generation in Help Center and File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!