Generate System Verilog (SV) model from matlab/simulink
Show older comments
Hi,
Does Matlab/Simulink generate the system Verilog (SV) code? If yes, how is it possible? which product generates the SV model? I only want to real number support language in my Mixed signal environment.
Answers (0)
Categories
Find more on Modeling in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
