HDL Coder reset - asynchronous and synchronous possible?
Show older comments
Hi,
is it possible to generate HDL code with both, asynchronous and synchronous reset?
https://de.mathworks.com/help/hdlfilter/ports-and-resets.html#bsuyrsd
Accepted Answer
Kiran Kintali
on 29 Mar 2020
0 votes
Currently it is not possible. The generated code uses either sync or async reset. Can you explain your usecase?
Thanks
More Answers (0)
Categories
Find more on AMD FPGA and SoC Devices in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
