Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.

1 view (last 30 days)
Eduardo Flores
Eduardo Flores on 27 Dec 2020
Answered: YP on 21 Nov 2022
After compiling an FPGA in the loop simulink model with VHDL Verifier for Xilinx or Altera devices the new model with the FIL object appears. On windows, a new terminal shows that a new bitstream is being generated but on Ubuntu 18.05, no file is ever created. Am i missing a configuration step?
  1 Comment
Cau Tran
Cau Tran on 11 Aug 2022
I also had this problem. Can anyone give me advice for this one?
FIL does not generate the bitstream file.

Sign in to comment.

Sign in to answer this question.

Answers (1)

YP
YP on 21 Nov 2022
Can you check if xterm is installed?
FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html

Categories

Find more on FPGA-in-the-Loop in Help Center and File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!