photo

Bharathi Yogaraj

Active since 2021

Followers: 0   Following: 0

Message

I'm a development manager at MathWorks , focusing on deep learning deployment on FPGA and vision application

Programming Languages:
VHDL
Spoken Languages:
English

Statistics

  • First Answer

View badges

Feeds

View by

Answered
Seeking Guidance on Auto-Generating Verilog Code for ASIC Simulation with HDL Coder and Deep Learning HDL Toolbox
After creating hPC, use the following commands to generate verilog code for ASIC workflow that is independent of any specific ve...

1 month ago | 1

Answered
Latency for NN deployment information using DL HDL toolbox
When the activation layers are placed after the convolution or fully connected layers, they are fused together to avoid any extr...

1 year ago | 0

Answered
Deep Learning toolbox commands sent
In above script, Instructions will be generated for specified network(net) and specified bitstream('zcu102_single') using hW.c...

1 year ago | 0

Answered
Can Deep learning HDL toolbox be used for a customized FPGA board without DDR memory?
Below example shows how to create custom board and generate a deep learning processor IP core for the custom board. https://ww...

1 year ago | 0

Answered
Fog rectification reference algorithm
Here are references for Fog rectification example: 1. He, Kaiming. "Single Image Haze Removal Using Dark Channel Prior." Thesis...

2 years ago | 0

Answered
Hardware platform for "Stereo Disparity using Semi-Global Block Matching" example
Currently, output frame is reconstructed only based on valid signal. The algorithm does not consider back & front porch during p...

3 years ago | 1