photo

owen chang


Last seen: 5 years ago |  Active since 2013

Followers: 0   Following: 0

Message

Statistics

  • Thankful Level 1

View badges

Feeds

View by

Question


why exportONNXNetwork will add additional "Sub" in onnx, how to remove this layer in onnx?
Hi, i did the following: >> baseNetwork = resnet50; >> exportONNXNetwork(baseNetwork,'resnet50-matlab'); but when compare sam...

5 years ago | 1 answer | 0

1

answer

Question


how to deploy deep learning prototype to FPGA using HDL Coder?
Hi i have FPGA platform and like to play around with Matlab deep learning (like MatConvNet), then deploy on my FPGA platform fo...

7 years ago | 1 answer | 0

1

answer

Question


running open_system('hdlcoder_led_blinking') for zynq, but no connection?
Hi, i am using usb jtag cable for communication with zynq-zc702, but i can't see serialport as instructed in the webinar, how sh...

11 years ago | 1 answer | 0

1

answer

Question


how could i generate an axi-stream or axi4-lite dma master by hdl coder?
Hi, i found the current demo using only axi-stream slave interface in sobel image processing system. however, it might require a...

11 years ago | 1 answer | 0

1

answer

Question


HDL Stream FFT in HDL Coder 2013b, not support AXI4-Stream Interface? (single rate?)
Hi, i have built a system involving Stream FFT with AXI4-Stream Interface, the goal is to put this design into Zynq, so AXI4-St...

11 years ago | 1 answer | 0

1

answer

Question


Failed Streaming interface is not supported when the DUT is not single rate
Hi, the AXI-Stream interface for Stream FFT is requiring DUT "single rate", but i can't find where to set it, and what does it ...

11 years ago | 0 answers | 0

0

answers

Question


HDL Stream FFT in HDL Coder 2013b, not support FPGA?
Hi, i am using Stream FFT for Zynq, but once i have created the subsystem and set it to Atomic, i have this error message pop u...

11 years ago | 1 answer | 0

1

answer

Question


How to create a FFT ipcore for Zynq using Simulink HDL Coder?
there is an error message "not support for frame based module"? is there any other solution for exporting signal processing bl...

11 years ago | 2 answers | 1

2

answers

Question


Does HDL coder from Simulink support AXI-4 Stream Interface for Xilinx Zynq?
Hi all, I have created an adder example and export to Xilinx Vivado 2013.2 using HDL coder, and integrated using Vivado IPI. th...

11 years ago | 1 answer | 0

1

answer