How to add a custom parameter in the generated module with HDL Coder,simulink?

1 view (last 30 days)
Hi,
I want to design an uart_tx module, which has two parameters clk_frequency and Baud_rate.
In verilog, the correct code is as below:
module uart_tx
#(
parameter CLK_FRE = 50, //clock frequency(Mhz)
parameter BAUD_RATE = 115200 //serial baud rate
)
So, which block can generate it? Thanks.

Accepted Answer

Kiran Kintali
Kiran Kintali on 17 Mar 2022

More Answers (0)

Categories

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!