HDL FIFO Reset Problem

4 views (last 30 days)
Juan Martin de las mulas
Juan Martin de las mulas on 1 Dec 2023
I'm working with HDL FIFO Classic Module and I've discovered that when I do a reset (to local reset port) , FIFO Number of register entries turns to 1 and the empty signal turns to low level. Are there anything wrong with Classic HDL FIFO module or am I missing something?
NOTE: And HDL code generated does just the descrived above
fifo_sample_count_next <= to_unsigned(16#0001#, 16) WHEN rst /= '0' ELSE
fifo_sample_count + to_unsigned(16#0001#, 16) WHEN (fifo_write_enable AND ( NOT fifo_read_enable)) = '1' ELSE
fifo_sample_count + to_unsigned(16#FFFF#, 16) WHEN (( NOT fifo_write_enable) AND fifo_read_enable) = '1' ELSE

Answers (1)

Kiran Kintali
Kiran Kintali on 1 Dec 2023
Would you be able to share your sample model? You can prune it to just show HDL FIFO block.
Found a relevant report here. Need to investigate further if the issue is identical.
An update patch is planned for this bug.
Kiran Kintali
Kiran Kintali on 6 Dec 2023
The issue is resolved in the latest releases of MATLAB and HDL Coder and is being backported to previous releases. https://www.mathworks.com/support/bugreports/2982578
Do not hesitate to reach out to tech support for the update release information.
Juan Martin de las mulas
Juan Martin de las mulas on 11 Dec 2023
Hi Kiran. I'm using Matlab 2022 version. I wasn't asserting reset and pop at the same time, only set reset, but in any case... thanks!

Sign in to comment.


Find more on Code Generation in Help Center and File Exchange





Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!