How can i measure execution time or clock cycles utilized by a bloc simulink which will be run on FPGA" zedboard"?
1 view (last 30 days)
Show older comments
I need to measure or estimate the number of clock cycle utilized by a bloc simulink runing on FPGA. I use HDL workflow to implement my bloc system on zedboard.
0 Comments
Answers (1)
Bharath Venkataraman
on 15 Sep 2017
If you have a valid in and valid out signals, or a similar protocol, you can plot these signals into the Logic Analyzer and put cursors at the two points of interest and see how many cycles it takes.
You can also pass these input and output valid signals to a counter and use them to start and stop the counter.
See Also
Categories
Find more on Sources in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!