HDL workflow Advisor image

2 views (last 30 days)
Yu Chen
Yu Chen on 1 Jul 2018
Answered: Eric Cigan on 18 Dec 2023
I will use the HDL workflow to do image processing on the FPGA.
How do I input the image will not be a bunch of interfaces?
My image is 2D, how does the test bench code describe it?

Answers (2)

Bharath Venkataraman
Bharath Venkataraman on 2 Jul 2018
This Vision HDL Toolbox page shows the capabilities provided for image processing on an FPGA. If you have the product, try doc visionhdl and look at the examples.
To target your design easily onto an FPGA, the Xilinx Zynq Support package will help.
  1 Comment
Eric Cigan
Eric Cigan on 18 Dec 2023
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be available thorugh Xilinx Zynq SoC Support from SoC Blockset.

Sign in to comment.


Eric Cigan
Eric Cigan on 18 Dec 2023
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be available thorugh Xilinx Zynq SoC Support from SoC Blockset.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!