Implementation of a SystemVerilog block in a Simulink simulation
1 view (last 30 days)
Show older comments
Hello all,
I have a synthesizable SV module that has been tested on an FPGA and as a part of a fabricated IC.
I would like to use this block in a Simulink simulation.
Would appriciate any help\thoughts since I could not find any relevant material online.
Thanks,
Tom
0 Comments
Answers (1)
Kiran Kintali
on 13 Mar 2021
Consider using cosimulation feature.
You can also integrate customer HDL Code in MATLAB using blackbox features in HDL Coder
https://www.mathworks.com/help/hdlcoder/ref/hdl.blackbox-system-object.html
0 Comments
See Also
Categories
Find more on HDL Coder in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!