How to generate Verilog code from Deep Learning Network in MATLAB?
Show older comments
I have trained a Deep Learning Network in MATLAb, now I have to genearte a Verilog code for the same. I went through Deep Learning HDL Toolbox, there I found the methods to deploy the network on FPGA but did not get any method to generate a Verilog code. Please help.
1 Comment
Giusy Giulia Tuccari
on 18 Mar 2022
Did you find any solution?
Accepted Answer
More Answers (0)
Categories
Find more on Deep Learning Processor Customization and IP Generation in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!