photo

Steven Hatcher

Last seen: 6 days ago |  Active since 2022

Followers: 0   Following: 0

Message

Team Lead for the HDL Coder Optimizations area.

Programming Languages:
C++, MATLAB, VHDL

Statistics

  • Knowledgeable Level 1
  • First Answer

View badges

Feeds

View by

Answered
Need help understanding how vector adressing on the HDL Ram Blocks for Burst Read and Write
There is a new feature for the RAM System blocks in R2025a to control vector access behavior. You can try it out with the R2025a...

6 days ago | 0

Answered
HDL-Coder Delay Balancing in Feedback-Loop workaround
Hi Niklas, There is an optimization that can leverage a faster clock in regions of logic running at a slower rate. It looks lik...

2 years ago | 0

| accepted

Answered
Enabled Subsystem produce hold without bypass
Hi Andrew, The only way this style of code can be generated which avoids creation of the by-pass register is to have a delay at...

2 years ago | 0

Answered
Multiply and add not correctly mapping to a single DSP slice
Hi Justin, Are any of the adders using saturation or rounding logic that a Xilinx DSP48E1 would not natively support? Looking a...

2 years ago | 0