Clear Filters
Clear Filters

Characterisation error in HDL code generation?

18 views (last 30 days)
Dylan Jackway
Dylan Jackway on 6 Oct 2024
Commented: Steven Hatcher on 7 Oct 2024 at 13:00
When generating RTL code for VHDL for an Artix-7 using FPGA-In-The-Loop, I'm met with these error messages and only the first section of the design is characterised. The critical path is given as 0ns.
Unexpected error during HDL Code Generation.
Contact support@mathworks.com with reproduction steps.
Assertion failed with debug message:
B:\matlab\src\cgir_hdl\target_analysis\ParameterizedDatabaseReader.cpp:101:paramChar
Error in characterization.readCharacterizationData
Error in slhdlcoder.HDLCoder/runPIRTransformAndCodegen
Error in slhdlcoder.HDLCoder/makehdl
Error in downstream.DownstreamIntegrationDriver/runGenerateRTLCodeAndTestbench
Error in runGenerateRTLCodeAndTestbench
Error in Simulink.ModelAdvisor/executeCheckCallbackFct
Error in Simulink.ModelAdvisor/run
Error in Simulink.ModelAdvisor/runCheck
Error in ModelAdvisor.Node/runTaskAdvisor'
  1 Comment
Steven Hatcher
Steven Hatcher on 7 Oct 2024 at 13:00
Hi Dylan,
  1. What release are you using?
  2. Are you specifying a custom timing database you generated using genhdltdb with TimingDatabaseDirectory?
Steven

Sign in to comment.

Answers (1)

Kiran Kintali
Kiran Kintali on 7 Oct 2024 at 12:56
Edited: Kiran Kintali on 7 Oct 2024 at 12:58
This is an unexpected error. What version of MATLAB are you using?
Can you share the model? Do not hesitate to reach out to tech support for a workaround. Thanks

Categories

Find more on Code Generation in Help Center and File Exchange

Products


Release

R2024a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!